Activity-Monitoring Completion-Detection (AMCD): a new single rail approach to achieve self-timing
نویسندگان
چکیده
A new method for designing single rail asynchronous circuits is studied. It utilises additional circuitry to monitor the activity of nodes within combinational logic blocks. When all transitions have halted a completion signal is generated. Details of the circuit and design methodology are given and the influence of glitches on the proposed circuit is discussed. Three different levels of granularity are investigated. Experimental physical layout of the circuit with extracted and back-annotated simulation results is provided. The proposed approach results in faster operation than synchronous circuits with minimum circuit overhead incurred.
منابع مشابه
Design of Asynchronous Digital Filter Circuits Employing Novel Completion-Detection Techniques
Two variants of the AMCD method have been developed: Transition Monitoring Completion Detection (TMCD) which is more glitch robust in general applications than standard AMCD and Dynamic Logic AMCD. For asynchronous addition, this latter approach offers better energy, speed and area characteristics than static logic implementations. In this context, the issue of AMCD granularity has been investi...
متن کاملActivity-Monitoring Completion-Detection (AMCD) a new approach to achieve self-timing
A new method for designing asynchronous circuits is described. It utilises additional circuitry to monitor the activity of internal nodes. When all transitions have halted a completion signal is generated. Details of the circuit and design methodology are given. The proposed approach results in faster operation than synchronous circuits with only a small circuit overhead incurred. INTRODUCTION ...
متن کاملSelf-Timed Logic Using Current-Sensing Completion Detection (CSCD)
This article proposes a completion-detection method for efficiently implementing Boolean functions as self-timed logic structures. Current-Sensing Completion Detection, CSCD, allows self-timed circuits to be designed using single-rail variable encoding (one signal wire per logic variable) and implemented in about the same silicon area as an equivalent synchronous implementation. Compared to dua...
متن کاملA Practical Comparison of Asynchronous Design Styles
It is well known that single-rail, bundled-delay circuits provide good area eficiency but it can be dificult to match them with appropriate delay models. Conversely delay insensitive circuits such as those employing dualrail codes are larger but it is easier to ensure timing correctness. In terms of speed, bundled-delay circuits need conservative timing but dual-rail circuits can require an app...
متن کاملCurrent Sensing Completion Detection in Single-Rail Asynchronous Systems
In this article, an alternative approach to detecting the computation completion of combinatorial blocks in asynchronous digital systems is presented. The proposed methodology is based on well-known phenomenon that occurs in digital systems fabricated in CMOS technology. Such logic circuits exhibit significantly higher current consumption during the signal transitions than in the idle state. Du...
متن کامل